UCC44273
- 5-pin DBV (SOT-23) package option
- Industry standard pinout
- 4-A peak source and sink symmetrical drive
- Ability to handle negative voltages (–5 V) at inputs
- Fast propagation delays (13 ns typical)
- Fast rise and fall times (9 ns and 7 ns typical)
- 4.5-V to 18-V single supply range
- Outputs held low during VDD UVLO (ensures glitch-free operation at power up and power down)
- TTL and CMOS compatible input-logic threshold (independent of supply voltage)
- Hysteretic-logic thresholds for high-noise immunity
- Output held low when input pin is floating
- Input pin absolute maximum voltage levels not restricted by VDD pin bias supply voltage
- Operating temperature range of –40°C to 140°C
The UCC44273 single-channel, high-speed, low-side gate driver device is capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, the UCC44273 is capable of sourcing and sinking high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay typically 13 ns.
The UCC44273 device is capable of handling –5 V at the input pins. The UCC44273 provides 4-A source and 4-A sink (symmetrical drive) peak-drive current capability at VDD = 12 V.
The UCC44273 is designed to operate over a wide VDD range of 4.5 V to 18 V and wide temperature range of –40°C to 140°C. Internal Undervoltage Lockout (UVLO) circuitry on VDD pin holds output low outside VDD operating range.
The input pin threshold of the UCC44273 device is based on TTL and CMOS compatible low-voltage logic which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.
技術(shù)文檔
| 頂層文檔 | 類型 | 標(biāo)題 | 格式選項(xiàng) | 下載最新的英語版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 數(shù)據(jù)表 | UCC44273 4-A, 4-A Single-Channel Low-Side Driver with 5-V UVLO 數(shù)據(jù)表 | PDF | HTML | 2023年 10月 4日 | ||
| 應(yīng)用手冊 | 為 HVAC 系統(tǒng)選擇柵極驅(qū)動器 (Rev. A) | PDF | HTML | 英語版 (Rev.A) | PDF | HTML | 2025年 12月 1日 | |
| 應(yīng)用手冊 | 不同功率因數(shù)校正 (PFC) 拓?fù)涞臇艠O驅(qū)動器需求綜述 | PDF | HTML | 英語版 | PDF | HTML | 2024年 1月 23日 | |
| 應(yīng)用手冊 | 如何為直流電機(jī)驅(qū)動器選擇柵極驅(qū)動器 | PDF | HTML | 英語版 | PDF | HTML | 2023年 10月 6日 | |
| 應(yīng)用簡報(bào) | 適用于柵極驅(qū)動器的外部柵極電阻器設(shè)計(jì)指南 (Rev. A) | 英語版 (Rev.A) | 2020年 4月 29日 | |||
| 應(yīng)用簡報(bào) | How to overcome negative voltage transients on low-side gate drivers' inputs | 2019年 1月 18日 | ||||
| 應(yīng)用簡報(bào) | Low-Side Gate Drivers With UVLO Versus BJT Totem-Pole | 2018年 3月 16日 |
設(shè)計(jì)與開發(fā)
如需其他信息或資源,請點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁面查看(如有)。
UCC57142EVM — UCC57142 評估模塊
PSPICE-FOR-TI — PSpice? for TI 設(shè)計(jì)和仿真工具
借助?PSpice for TI 的設(shè)計(jì)和仿真環(huán)境及其內(nèi)置的模型庫,您可對復(fù)雜的混合信號設(shè)計(jì)進(jìn)行仿真。創(chuàng)建完整的終端設(shè)備設(shè)計(jì)和原型解決方案,然后再進(jìn)行布局和制造,可縮短產(chǎn)品上市時間并降低開發(fā)成本。?
在?PSpice for TI 設(shè)計(jì)和仿真工具中,您可以搜索 TI (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| SOT-23 (DBV) | 5 | Ultra Librarian |
訂購和質(zhì)量
- RoHS
- REACH
- 器件標(biāo)識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續(xù)可靠性監(jiān)測
- 制造廠地點(diǎn)
- 封裝廠地點(diǎn)
推薦產(chǎn)品可能包含與 TI 此產(chǎn)品相關(guān)的參數(shù)、評估模塊或參考設(shè)計(jì)。