SN65MLVD128
- LVTTL Receiver and Eight Line Drivers Configured as an 8-Port M-LVDS Repeater—SN65MLVD128
- 2 LVTTL Receivers and Eight Line Drivers Configured as Dual 4-Port M-LVDS Repeaters—SN65MLVD129
- Drivers Meet or Exceed the M-LVDS Standard (TIA/EIA-899)
- Low-Voltage Differential 30-
Line Drivers for Data Rates1 Up to 250 Mbps or Clock Frequencies Up to 125 MHz - Power Up/Down Glitch Free
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- Bus Pins High Impedance When Disabled or VCC ≤ 1.5 V
- Independent Enables for each Driver
- Output-to-Ouput Skew tsk(o) ≤ 160 ps
Part-to-Part Skew tsk(pp) ≤ 800 ps - Single 3.3-V Voltage Supply
- Bus Pin ESD Protection Exceeds 9 kV
- Packaged in 48-Pin TSSOP (DGG)
- APPLICATIONS
- AdvancedTCA? (ATCA?) Clock Bus Driver
- Clock Distribution
- Data and Clock Repeating Over Backplanes and Cables
- Cellular Base Stations
- Central Office Switches
- Network Switches and Routers
1The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.
The SN65MLVD128 and SN65MLVD129 are LVTTL-to-M.LVDS translators/repeaters. Outputs comply with the M.LVDS standard (TIA/EIA-899) and are optimized for data rates up to 250 Mbps, and clock frequencies up to 125 MHz. The driver outputs have been designed to support multipoint buses presenting loads as low as 30 and incorporates controlled transition times for backbone operation.
M-LVDS compliant devices allow for 32 nodes on a common bus, providing a high-speed replacement for RS-485 devices when lower common-mode voltage range and lower output signaling levels are acceptable. The SN65MLVD128 and SN65MLVD129 provide separate driver enables, allowing for independent control of each output signal.
Intended applications for these devices include transmission of clock signals from a central clock module, as well as translation and buffering of data or control signals for transmission through a controlled impedance backplane or cable.
技術(shù)文檔
| 頂層文檔 | 類(lèi)型 | 標(biāo)題 | 格式選項(xiàng) | 下載最新的英語(yǔ)版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 數(shù)據(jù)表 | SN65MLVD128/129 - 1:8 LVTTL to M-LVDS Repeater, Dual 1:4 LVTTL to M-LVDS Repeate 數(shù)據(jù)表 | 2003年 9月 4日 | |||
| 應(yīng)用手冊(cè) | AN-1926：M-LVDS 簡(jiǎn)介及其時(shí)鐘和數(shù)據(jù)分配應(yīng)用 (Rev. C) | PDF | HTML | 英語(yǔ)版 (Rev.C) | PDF | HTML | 2023年 7月 5日 | |
| 應(yīng)用簡(jiǎn)報(bào) | How Far, How Fast Can You Operate MLVDS? | 2018年 8月 6日 | ||||
| 應(yīng)用手冊(cè) | SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) | 2001年 11月 20日 |
設(shè)計(jì)與開(kāi)發(fā)
如需其他信息或資源，請(qǐng)點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁(yè)面查看（如有）。
PSPICE-FOR-TI — PSpice? for TI 設(shè)計(jì)和仿真工具
借助?PSpice for TI 的設(shè)計(jì)和仿真環(huán)境及其內(nèi)置的模型庫(kù)，您可對(duì)復(fù)雜的混合信號(hào)設(shè)計(jì)進(jìn)行仿真。創(chuàng)建完整的終端設(shè)備設(shè)計(jì)和原型解決方案，然后再進(jìn)行布局和制造，可縮短產(chǎn)品上市時(shí)間并降低開(kāi)發(fā)成本。?
在?PSpice for TI 設(shè)計(jì)和仿真工具中，您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模擬仿真程序
TINA-TI 安裝需要大約 500MB。直接安裝，如果想卸載也很容易。我們相信您肯定會(huì)愛(ài)不釋手。
TINA 是德州儀器 (TI) 專(zhuān)有的 DesignSoft 產(chǎn)品。該免費(fèi)版本具有完整的功能，但不支持完整版 TINA 所提供的某些其他功能。
如需獲取可用 TINA-TI 模型的完整列表，請(qǐng)參閱：SpiceRack - 完整列表
需要 HSpice (...)
| 封裝 | 引腳 | CAD 符號(hào)、封裝和 3D 模型 |
|---|---|---|
| TSSOP (DGG) | 48 | Ultra Librarian |
訂購(gòu)和質(zhì)量
- RoHS
- REACH
- 器件標(biāo)識(shí)
- 引腳鍍層/焊球材料
- MSL 等級(jí)/回流焊峰值溫度
- MTBF/時(shí)基故障估算
- 材料成分
- 鑒定摘要
- 持續(xù)可靠性監(jiān)測(cè)
- 制造廠(chǎng)地點(diǎn)
- 封裝廠(chǎng)地點(diǎn)