SN65LVDT33
- 400-Mbps Signaling Rate1 and 200-Mxfr/s Data Transfer Rate
- Operates With a Single 3.3-V Supply
- –4-V to 5-V Common-Mode Input Voltage Range
- Differential Input Thresholds <±50 mV With 50 mV of Hysteresis Over Entire Common-Mode Input Voltage Range
- Integrated 110-
Line Termination Resistors On LVDT Products - TSSOP Packaging (33 Only)
- Complies With TIA/EIA-644 (LVDS)
- Active Failsafe Assures a High-Level Output With No Input
- Bus-Pin ESD Protection Exceeds 15 kV HBM
- Input Remains High-Impedance on Power Down
- TTL Inputs Are 5-V Tolerant
- Pin-Compatible With the AM26LS32, SN65LVDS32B, μA9637, SN65LVDS9637B
1 The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
This family of four LVDS data line receivers offers the widest common-mode input voltage range in the industry. These receivers provide an input voltage range specification compatible with a 5-V PECL signal as well as an overall increased ground-noise tolerance. They are in industry standard footprints with integrated termination as an option.
Precise control of the differential input voltage thresholds allows for inclusion of 50 mV of input voltage hysteresis to improve noise rejection on slowly changing input signals. The input thresholds are still no more than ±50 mV over the full input common-mode voltage range.
The high-speed switching of LVDS signals usually necessitates the use of a line impedance matching resistor at the receiving-end of the cable or transmission media. The SN65LVDT series of receivers eliminates this external resistor by integrating it with the receiver. The nonterminated SN65LVDS series is also available for multidrop or other termination circuits.
The receivers can withstand ±15 kV human-body model (HBM) and ±600 V machine model (MM) electrostatic discharges to the receiver input pins with respect to ground without damage. This provides reliability in cabled and other connections where potentially damaging noise is always a threat.
The receivers also include a (patent pending) failsafe circuit that will provide a high-level output within 600 ns after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or powered-down transmitters. The failsafe circuit prevents noise from being received as valid data under these fault conditions. This feature may also be used for Wired-Or bus signaling. See The Active Failsafe Feature of the SN65LVDS32B application note.
The intended application and signaling technique of these devices is point-to-point baseband data transmission over controlled impedance media of approximately 100
. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.
The SN65LVDS33, SN65LVDT33, SN65LVDS34 and SN65LVDT34 are characterized for operation from 40°C to 85°C.
您可能感興趣的相似產(chǎn)品
功能與比較器件相同,且具有相同引腳
技術(shù)文檔
| 頂層文檔 | 類型 | 標(biāo)題 | 格式選項(xiàng) | 下載最新的英語(yǔ)版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 數(shù)據(jù)表 | High Speed Differential Receivers 數(shù)據(jù)表 (Rev. B) | 2004年 11月 4日 | |||
| 應(yīng)用簡(jiǎn)報(bào) | LVDS to Improve EMC in Motor Drives | 2018年 9月 27日 | ||||
| 應(yīng)用簡(jiǎn)報(bào) | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | 2018年 8月 3日 | ||||
| 應(yīng)用簡(jiǎn)報(bào) | How to Terminate LVDS Connections with DC and AC Coupling | 2018年 5月 16日 | ||||
| 應(yīng)用手冊(cè) | An Overview of LVDS Technology | 1998年 10月 5日 |
設(shè)計(jì)與開發(fā)
如需其他信息或資源,請(qǐng)點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁(yè)面查看(如有)。
SN65LVDS31-33EVM — 用于 SN65LVDS31 和 SN65LVDS33 的評(píng)估模塊
TI offers a series of low-voltage differential signaling (LVDS) evaluation modules (EVMs) designed for analysis of the electrical characteristics of LVDS drivers and receivers. Four unique EVMs are available to evaluate the different classes of LVDS devices offered by TI.
As seen in the Combination (...)
PSPICE-FOR-TI — PSpice? for TI 設(shè)計(jì)和仿真工具
借助?PSpice for TI 的設(shè)計(jì)和仿真環(huán)境及其內(nèi)置的模型庫(kù),您可對(duì)復(fù)雜的混合信號(hào)設(shè)計(jì)進(jìn)行仿真。創(chuàng)建完整的終端設(shè)備設(shè)計(jì)和原型解決方案,然后再進(jìn)行布局和制造,可縮短產(chǎn)品上市時(shí)間并降低開發(fā)成本。?
在?PSpice for TI 設(shè)計(jì)和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模擬仿真程序
TINA-TI 安裝需要大約 500MB。直接安裝,如果想卸載也很容易。我們相信您肯定會(huì)愛不釋手。
TINA 是德州儀器 (TI) 專有的 DesignSoft 產(chǎn)品。該免費(fèi)版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需獲取可用 TINA-TI 模型的完整列表,請(qǐng)參閱:SpiceRack - 完整列表
需要 HSpice (...)
| 封裝 | 引腳 | CAD 符號(hào)、封裝和 3D 模型 |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
| TSSOP (PW) | 16 | Ultra Librarian |
訂購(gòu)和質(zhì)量
- RoHS
- REACH
- 器件標(biāo)識(shí)
- 引腳鍍層/焊球材料
- MSL 等級(jí)/回流焊峰值溫度
- MTBF/時(shí)基故障估算
- 材料成分
- 鑒定摘要
- 持續(xù)可靠性監(jiān)測(cè)
- 制造廠地點(diǎn)
- 封裝廠地點(diǎn)