主頁 接口 LVDS、M-LVDS 和 PECL IC

SN65LVDM31

正在供貨

四路 LVDM 驅(qū)動(dòng)器

產(chǎn)品詳情

Function Driver Protocols LVDM, LVDS Number of transmitters 4 Number of receivers 0 Supply voltage (V) 3.3 Signaling rate (Mbps) 150 Input signal LVCMOS Output signal LVDM Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver Protocols LVDM, LVDS Number of transmitters 4 Number of receivers 0 Supply voltage (V) 3.3 Signaling rate (Mbps) 150 Input signal LVCMOS Output signal LVDM Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 16 59.4 mm2 9.9 x 6
  • Designed for Signaling Rates Up to 150 Mbps
  • Low-Voltage Differential Signaling With Typical Output Voltage of 700 mV and a 100- Load
  • Propagation Delay Time of 2.3 ns, Typical
  • Single 3.3-V Supply Operation
  • One Driver's Power Dissipation at 75 MHz, 50 mW, Typical
  • High-Impedance Outputs When Disabled or With VCC < 1.5 V
  • Bus-Pin ESD Protection Exceeds 12 kV
  • Low-Voltage CMOS (LVCMOS) Logic Input Levels Are 5-V Tolerant

The signaling rate is the number of voltage transitions that can be made per second.

  • Designed for Signaling Rates Up to 150 Mbps
  • Low-Voltage Differential Signaling With Typical Output Voltage of 700 mV and a 100- Load
  • Propagation Delay Time of 2.3 ns, Typical
  • Single 3.3-V Supply Operation
  • One Driver's Power Dissipation at 75 MHz, 50 mW, Typical
  • High-Impedance Outputs When Disabled or With VCC < 1.5 V
  • Bus-Pin ESD Protection Exceeds 12 kV
  • Low-Voltage CMOS (LVCMOS) Logic Input Levels Are 5-V Tolerant

The signaling rate is the number of voltage transitions that can be made per second.

The SN65LVDM31 incorporates four differential line drivers that implement the electrical characteristics of low-voltage differential signaling. This product offers a low-power alternative to 5-V PECL drivers with similar signal levels. Any of the four current-mode drivers will deliver a minimum differential output voltage magnitude of 540 mV into a 100- load when enabled by either an active-low or active-high enable input.

The intended application of this device and signaling technique is for both point-to-point and multiplexed baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDM31 is characterized for operation from -40°C to 85°C.

The SN65LVDM31 incorporates four differential line drivers that implement the electrical characteristics of low-voltage differential signaling. This product offers a low-power alternative to 5-V PECL drivers with similar signal levels. Any of the four current-mode drivers will deliver a minimum differential output voltage magnitude of 540 mV into a 100- load when enabled by either an active-low or active-high enable input.

The intended application of this device and signaling technique is for both point-to-point and multiplexed baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDM31 is characterized for operation from -40°C to 85°C.

下載 觀看帶字幕的視頻 視頻

您可能感興趣的相似產(chǎn)品

功能與比較器件相似
SN65LVDM22 正在供貨 雙路多路復(fù)用 LVDM 中繼器 Transeiver variant (2T/2T)

技術(shù)文檔

star =有關(guān)此產(chǎn)品的 TI 精選熱門文檔
未找到結(jié)果。請清除搜索并重試。
查看全部 6
頂層文檔 類型 標(biāo)題 格式選項(xiàng) 下載最新的英語版本 日期
* 數(shù)據(jù)表 High Speed Differential Line Driver 數(shù)據(jù)表 (Rev. C) 2002年 2月 6日
應(yīng)用手冊 AN-1926:M-LVDS 簡介及其時(shí)鐘和數(shù)據(jù)分配應(yīng)用 (Rev. C) PDF | HTML 英語版 (Rev.C) PDF | HTML 2023年 7月 5日
應(yīng)用簡報(bào) How Far, How Fast Can You Operate MLVDS? 2018年 8月 6日
用戶指南 Low Voltage Differential Signaling (LVDS) Evaluation Module (EVM) for Quad Drive (Rev. C) 2010年 2月 16日
應(yīng)用手冊 SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 2001年 11月 20日
應(yīng)用手冊 An Overview of LVDS Technology 1998年 10月 5日

設(shè)計(jì)與開發(fā)

如需其他信息或資源,請點(diǎn)擊以下任一標(biāo)題進(jìn)入詳情頁面查看(如有)。

仿真模型

SN65LVDM31 IBIS Model

SLLC092.ZIP (4 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice? for TI 設(shè)計(jì)和仿真工具

PSpice? for TI 可提供幫助評(píng)估模擬電路功能的設(shè)計(jì)和仿真環(huán)境。此功能齊全的設(shè)計(jì)和仿真套件使用 Cadence? 的模擬分析引擎。PSpice for TI 可免費(fèi)使用,包括業(yè)內(nèi)超大的模型庫之一,涵蓋我們的模擬和電源產(chǎn)品系列以及精選的模擬行為模型。

借助?PSpice for TI 的設(shè)計(jì)和仿真環(huán)境及其內(nèi)置的模型庫,您可對(duì)復(fù)雜的混合信號(hào)設(shè)計(jì)進(jìn)行仿真。創(chuàng)建完整的終端設(shè)備設(shè)計(jì)和原型解決方案,然后再進(jìn)行布局和制造,可縮短產(chǎn)品上市時(shí)間并降低開發(fā)成本。?

在?PSpice for TI 設(shè)計(jì)和仿真工具中,您可以搜索 TI (...)
模擬工具

TINA-TI — 基于 SPICE 的模擬仿真程序

TINA-TI 提供了 SPICE 所有的傳統(tǒng)直流、瞬態(tài)和頻域分析以及更多。TINA 具有廣泛的后處理功能,允許您按照希望的方式設(shè)置結(jié)果的格式。虛擬儀器允許您選擇輸入波形、探針電路節(jié)點(diǎn)電壓和波形。TINA 的原理圖捕獲非常直觀 - 真正的“快速入門”。

TINA-TI 安裝需要大約 500MB。直接安裝,如果想卸載也很容易。我們相信您肯定會(huì)愛不釋手。

TINA 是德州儀器 (TI) 專有的 DesignSoft 產(chǎn)品。該免費(fèi)版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。

如需獲取可用 TINA-TI 模型的完整列表,請參閱:SpiceRack - 完整列表 

需要 HSpice (...)

用戶指南: PDF
英語版 (Rev.A): PDF
封裝 引腳 CAD 符號(hào)、封裝和 3D 模型
SOIC (D) 16 Ultra Librarian

訂購和質(zhì)量

包含信息:
  • RoHS
  • REACH
  • 器件標(biāo)識(shí)
  • 引腳鍍層/焊球材料
  • MSL 等級(jí)/回流焊峰值溫度
  • MTBF/時(shí)基故障估算
  • 材料成分
  • 鑒定摘要
  • 持續(xù)可靠性監(jiān)測
包含信息:
  • 制造廠地點(diǎn)
  • 封裝廠地點(diǎn)

推薦產(chǎn)品可能包含與 TI 此產(chǎn)品相關(guān)的參數(shù)、評(píng)估模塊或參考設(shè)計(jì)。

支持和培訓(xùn)

視頻