ADC12040
- Single +5V Supply Operation
- Internal Sample-and-Hold
- Outputs 2.35V to 5V Compatible
- Pin Compatible with ADC12010, ADC12020, ADC12L063, ADC12L066
- Power Down Mode
- On-Chip Reference Buffer
Key Specifications
- Supply Voltage: +5V ±5%
- DNL: ±0.4 LSB (typ)
- SNR (fIN = 10MHz): 69 dB (typ)
- ENOB (fIN = 10MHz): 11.2 bits (typ)
- Power Consumption, 40 MHz: 340 mW (typ)
All trademarks are the property of their respective owners.
The ADC12040 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 40 Megasamples per second (MSPS), minimum. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 5V power supply, this device consumes just 340 mW at 40 MSPS, including the reference current. The Power Down feature reduces power consumption to 40 mW.
The differential inputs provide a full scale differential input swing equal to 2VREF with the possibility of a single-ended input, although full use of the differential input is required for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.
This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of −40°C to +85°C.
技術(shù)文檔
| 頂層文檔 | 類型 | 標(biāo)題 | 格式選項 | 下載最新的英語版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 數(shù)據(jù)表 | ADC12040 12-Bit, 40 MSPS, 340mW A/D Converter with Internal Sample-and-Hold 數(shù)據(jù)表 (Rev. G) | 2013年 3月 4日 | |||
| 應(yīng)用手冊 | AN-1261 Power Supply Effects on Noise Performance (Rev. C) | 2015年 5月 19日 | ||||
| 用戶指南 | ADC12040/010/020/L063 12-Bit, 40/10/20/62 Msps ADC User Guide | 2012年 2月 20日 | ||||
| 應(yīng)用手冊 | Application Note 1261 Power Supply Effects on Noise Performance (cn) | 2007年 3月 16日 |
設(shè)計與開發(fā)
如需其他信息或資源,請點擊以下任一標(biāo)題進入詳情頁面查看(如有)。
PSPICE-FOR-TI — PSpice? for TI 設(shè)計和仿真工具
借助?PSpice for TI 的設(shè)計和仿真環(huán)境及其內(nèi)置的模型庫,您可對復(fù)雜的混合信號設(shè)計進行仿真。創(chuàng)建完整的終端設(shè)備設(shè)計和原型解決方案,然后再進行布局和制造,可縮短產(chǎn)品上市時間并降低開發(fā)成本。?
在?PSpice for TI 設(shè)計和仿真工具中,您可以搜索 TI (...)
| 封裝 | 引腳 | CAD 符號、封裝和 3D 模型 |
|---|---|---|
| LQFP (NEY) | 32 | Ultra Librarian |
訂購和質(zhì)量
- RoHS
- REACH
- 器件標(biāo)識
- 引腳鍍層/焊球材料
- MSL 等級/回流焊峰值溫度
- MTBF/時基故障估算
- 材料成分
- 鑒定摘要
- 持續(xù)可靠性監(jiān)測
- 制造廠地點
- 封裝廠地點
推薦產(chǎn)品可能包含與 TI 此產(chǎn)品相關(guān)的參數(shù)、評估模塊或參考設(shè)計。